Part Number Hot Search : 
15KW170A BIMM115 SIS990DN DP8876 10040 AD8031AR D341818 CX4005NL
Product Description
Full Text Search
 

To Download AK5358 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  asahi kasei [AK5358] ms0438-e-00 2005/11 - 1 - general description the AK5358 is a stereo a/d converter with wide sampling rate of 8khz 96khz and is suitable for consumer to professional audio system. the AK5358 achieves high accuracy and low cost by using enhanced dual bit ? techniques. the AK5358 requires no external components because the analog inputs are single-ended. the audio interface has two formats (msb justified, i 2 s) and can correspond to various systems like dtv, dvr and av receiver. features ? linear phase digita l anti-alias filtering ? single-ended input ? digital hpf for dc-offset cancel ? s/(n+d): 92db ? dr: 102db ? s/n: 102db ? sampling rate ranging from 8khz to 96khz ? master clock: 256fs/384fs/512fs/768fs (8khz 48khz) 256fs/384fs (48khz 96khz) ? input level: cmos ? master / slave mode ? audio interface: 24bit msb justified / i 2 s selectable ? power supply: 4.5 5.5v (analog), 2.7 3.6v (digital) ? ta = ? 20 85 c ? small 16pin tssop package ? ak5357/59/81 pin-compatible ? modulator mclk ainl lrck sclk sdto dif vcom clock divider ainr agnd v a decimation filter serial i/o interface voltage reference cks1 dgnd vd cks2 ? modulator decimation filter pdn cks0 96khz 24-bit ? adc AK5358
asahi kasei [AK5358] ms0438-e-00 2005/11 - 2 - ? ordering guide AK5358et ? 20 +85 c 16pin tssop (0.65mm pitch) akd5358 evaluation board for AK5358 ? pin layout cks1 vcom vd dgnd ainr ainl agnd va top view 8 7 6 5 4 3 2 1 9 10 11 12 13 14 15 16 dif pdn lrck mclk sclk cks2 cks0 sdto ? compatibility with ak5357, ak5359 and ak5381 ak5357 AK5358 ak5381 ak5359 fs 4khz to 96khz 8khz to 96khz 4khz to 96khz 8khz to 216khz s/(n+d) 88db 92db 96db 94db dr 102db 102db 106db 102db vih@ttl level mode 2.2v 2. 2v 2.4v not available va (analog supply) 2.7 to 5.5v 4.5 to 5.5v 4.5 to 5.5v 4.5 to 5.5v 2.7 to 5.5v vd (digital supply) 2.7 to 5.5v 2.7 to 3.6v 3.0 to 5.5v @96khz 3.0 to 5.5v hpf disable available not available available available operating temperature et: ? 20 +85 c vt: ? 40 +85 c et: ? 20 +85 c et: ? 20 +85 c vt: ? 40 +85 c xt: ? 40 +85 c et: ? 20 +85 c vt: ? 40 +85 c
asahi kasei [AK5358] ms0438-e-00 2005/11 - 3 - pin / function no. pin name i/o function 1 ainr i rch analog input pin 2 ainl i lch analog input pin 3 cks1 i mode select 1 pin 4 vcom o common voltage output pin, va/2 bias voltage of adc input. 5 agnd - analog ground pin 6 va - analog power supply pin, 4.5 5.5v 7 vd - digital power supply pin, 2.7 3.6v 8 dgnd - digital ground pin 9 sdto o audio serial data output pin ?l? output at power-down mode. 10 lrck i/o output channel clock pin ?l? output in master mode at power-down mode. 11 mclk i master clock input pin 12 sclk i/o audio serial data clock pin ?l? output in master mode at power-down mode. 13 pdn i power down mode & reset pin ?h?: power up, ?l?: power down & reset the AK5358 must be reset once upon power-up. 14 dif i audio interface format pin ?h?: 24bit i 2 s compatible, ?l?: 24bit msb justified 15 cks2 i mode select 2 pin 16 cks0 i mode select 0 pin note: all input pins except analog input pins (ainr, ainl) should not be left floating. ? handling of unused pin the unused input pins should be processed appropriately as below. classification pin name setting ainl this pin should be open. analog ainr this pin should be open.
asahi kasei [AK5358] ms0438-e-00 2005/11 - 4 - absolute maximum ratings (agnd, dgnd=0v; note 1) parameter symbol min max units power supplies: analog digital |agnd ? dgnd| (note 2) va vd ? gnd ? 0.3 ? 0.3 - 6.0 4.6 0.3 v v v input current, any pin except supplies iin - 10 ma analog input voltage (ainl, ainr, cks1 pins) vina ? 0.3 va+0.3 v digital input voltage (note 3) vind ? 0.3 vd+0.3 v ambient temperature (powered applied) ta ? 20 85 c storage temperature tstg ? 65 150 c note 1. all voltages with respect to ground. note 2. agnd and dgnd must be connected to the same analog ground plane. note 3. . pdn, dif, mclk, sclk, lrck, cks0, cks2 pins warning: operation at or beyond these limits may result in permanent damage to the device. normal operation is not guaranteed at these extremes. recommended operating conditions (agnd, dgnd=0v; note 1) parameter symbol min typ max units power supplies (note 4) analog digital va vd 4.5 2.7 5.0 3.3 5.5 3.6 v v note 4. the power up sequence between va and vd is not critical. warning: akm assumes no responsibility for the usage beyond the conditions in this datasheet.
asahi kasei [AK5358] ms0438-e-00 2005/11 - 5 - analog characteristics (ta=25 c; va=5.0v, vd=3.3v; agnd=dgnd=0v; fs=48khz, 96khz; sclk=64fs; signal frequency=1khz; 24bit data; measurement frequency=20hz 20khz at fs=48khz, 40hz 40khz at fs=96khz; unless otherwise specified) parameter min typ max units adc analog input characteristics: resolution 24 bits input voltage (note 5) 2.7 3.0 3.3 vpp ? 1dbfs 82 92 db fs=48khz bw=20khz ? 60dbfs - 39 db ? 1dbfs - 90 db s/(n+d) fs=96khz bw=40khz ? 60dbfs - 38 db dr ( ? 60dbfs, a-weighted) 94 102 db s/n (a-weighted) 94 102 db fs=48khz 13 20 k ? input resistance fs=96khz 9 14 k ? interchannel isolation 90 110 db interchannel gain mismatch 0.1 0.5 db gain drift 100 - ppm/ c power supply rejection (note 6) - 50 db power supplies power supply current normal operation (pdn pin = ?h?) va vd (fs=48khz) vd (fs=96khz) power down mode (pdn pin = ?l?) (note 7) va+vd 12 3 6 10 18 5 9 100 ma ma ma a note 5. this value is the full scale (0db) of the input voltage. input voltage is proportional to va voltage. vin = 0.6 x va (vpp). note 6. psr is applied to va and vd with 1khz, 50mvpp. note 7. all digital input pins and cks1 pin are held vd or dgnd.
asahi kasei [AK5358] ms0438-e-00 2005/11 - 6 - filter characteristics (fs=48khz) (ta=-20 c 85 c; va=4.5 5.5v; vd=2.7 3.6v) parameter symbol min typ max units adc digital filter (decimation lpf): passband (note 8) 0.1db ? 0.2db ? 3.0db pb 0 - - 20.0 23.0 18.9 - - khz khz khz stopband sb 28 khz passband ripple pr 0.04 db stopband attenuation sa 68 db group delay distortion ? gd 0 s group delay (note 9) gd 16 1/fs adc digital filter (hpf): frequency response (note 8) ? 3db ? 0.1db fr 1.0 6.5 hz hz filter characteristics (fs=96khz) (ta=-20 c 85 c; va=4.5 5.5v; vd=2.7 3.6v) parameter symbol min typ max units adc digital filter (decimation lpf): passband (note 8) 0.1db ? 0.2db ? 3.0db pb 0 - - 40.0 46.0 37.8 - - khz khz khz stopband sb 56 khz passband ripple pr 0.04 db stopband attenuation sa 68 db group delay distortion ? gd 0 s group delay (note 9) gd 16 1/fs adc digital filter (hpf): frequency response (note 8) ? 3db ? 0.1db fr 2.0 13.0 hz hz note 8. the passband and stopband frequencies scale with fs. for example, pb=18.9khz@ 0.1db is 0.39375 fs. note 9. the calculated delay time induced by digital filtering. this time is from the input of an analog signal to the setting of 24bit data both channels to the adc output register for adc.
asahi kasei [AK5358] ms0438-e-00 2005/11 - 7 - dc characteristics (cmos level mode) (ta=-20 c 85 c; va=4.5 5.5v; vd=2.7 3.6v) parameter symbol min typ max units high-level input voltage low-level input voltage vih vil 70%vd - - - - 30%vd v v high-level output voltage (iout= ? 1ma) low-level output voltage (iout=1ma) voh vol vd ? 0.5 - - - - 0.5 v v input leakage current iin - - 10 a
asahi kasei [AK5358] ms0438-e-00 2005/11 - 8 - switching characteristics (ta=-20 c 85 c; va=4.5 5.5v; vd=2.7 3.6v; c l =20pf) parameter symbol min typ max units master clock timing 512fs, 256fs frequency pulse width low pulse width high 768fs, 384fs frequency pulse width low pulse width high fclk tclkl tclkh fclk tclkl tclkh 2.048 16 16 3.072 10.5 10.5 24.576 36.864 mhz ns ns mhz ns ns lrck frequency fs 8 96 khz duty cycle slave mode master mode 45 50 55 % % audio interface timing slave mode sclk period sclk pulse width low pulse width high lrck edge to sclk ? ? (note 10) sclk ? ? to lrck edge (note 10) lrck to sdto (msb) (except i 2 s mode) sclk ? ? to sdto tsck tsckl tsckh tlrsh tshlr tlrs tssd 160 65 65 30 30 35 35 ns ns ns ns ns ns ns master mode sclk frequency sclk duty sclk ? ? to lrck sclk ? ? to sdto fsck dsck tmslr tssd ? 20 ? 20 64fs 50 20 35 hz % ns ns reset timing pdn pulse width (note 11) pdn ? ? to sdto valid at slave mode (note 12) pdn ? ? to sdto valid at master mode (note 12) tpd tpdv tpdv 150 4132 4129 ns 1/fs 1/fs note 10. sclk rising edge must not occur at the same time as lrck edge. note 11. the AK5358 can be reset by bringing the pdn pin = ?l?. note 12. this cycle is the number of lrck rising edges from the pdn pin = ?h?.
asahi kasei [AK5358] ms0438-e-00 2005/11 - 9 - ? timing diagram 1/fclk mclk tclkh tclkl vih vil 1/fs lrck vih vil tsck sclk tsckh tsckl vih vil clock timing lrck vih vil tshlr sclk vih vil tlrs sdto 50%vd tlrsh tssd audio interface timing (slave mode)
asahi kasei [AK5358] ms0438-e-00 2005/11 - 10 - lrck sclk 50%vd sdto 50%vd tssd tmslr dsck 50%vd audio interface timing (master mode) tpd pdn vil pdn vih vil tpdv sdto 50%vd power down & reset timing
asahi kasei [AK5358] ms0438-e-00 2005/11 - 11 - operation overview ? system clock mclk, sclk and lrck (fs) clocks are required in slave mode. the lrck clock input must be synchronized with mclk, however the phase is not critical. table 1 shows the relationship of typical sampling frequency and the system clock frequency. mclk frequency, sclk frequency and master/slave are selected by cks2-0 pins as shown in table 2. all external clocks (mclk, sclk and lrck) must be present unless pdn pin = ?l?. if these clocks are not provided, the AK5358 may draw excess current due to its use of internal dynamically refreshed logic. if the external clocks are not present, place the AK5358 in power-down mode (pdn pin = ?l?). in master mode, the master clock (mclk) must be provided unless pdn pin = ?l?. mclk fs 256fs 384fs 512fs 768fs 32khz 8.192mhz 12.288mhz 16.384mhz 24.576mhz 44.1khz 11.2896mhz 16.9344mhz 22.5792mhz 33.8688mhz 48khz 12.288mhz 18.432mhz 24.576mhz 36.864mhz 96khz 24.576mhz 36.864mhz n/a n/a table 1. system clock example mode cks2 cks1 cks0 input level master/slave mclk sclk 0 l l l cmos slave 256/384fs (8k fs 96k) 512/768fs (8k fs 48k) 48fs or 32fs (note 13) 1 l l h reserved 2 l h l cmos master 256fs (8k fs 96k) 64fs 3 l h h cmos master 512fs (8k fs 48k) 64fs 4 h l l reserved 5 h l h reserved 6 h h l cmos master 384fs (8k fs 96k) 64fs 7 h h h cmos master 768fs (8k fs 48k) 64fs table 2. operation mode select note 13. sdto outputs 16bit data at sclk=32fs.
asahi kasei [AK5358] ms0438-e-00 2005/11 - 12 - ? audio interface format two kinds of data formats can be chosen with the dif pin (tab le 3). in both modes, the serial data is in msb first, 2?s compliment format. the sdto is clocked out on the falling edge of sclk. the audio interface supports both master and slave modes. in master mode, sclk and lrck are output with the sclk frequency fixed to 64fs and the lrck frequency fixed to 1fs. mode dif pin sdto lrck sclk figure 0 l 24bit, msb justified h/l 48fs or 32fs figure 1 1 h 24bit, i 2 s compatible l/h 48fs or 32fs figure 2 table 3. audio interface format lrck bick(64fs) sdto(o) 0 23 22 1 2 4 0 20 21 24 31 0 12 23 22 0 1 0 23 22 20 21 31 23:msb, 0:lsb lch data rch data 24 321 22 23 23 1 2 3 4 figure 1. mode 0 timing lrck bick(64fs) sdto(o) 0 23 22 1 2 4 0 25 21 24 0 12 23 22 0 1 0 22 25 21 24 321 22 23 23 1 2 3 4 3 23:msb, 0:lsb lch data rch data figure 2. mode 1 timing ? digital high pass filter the adc has a digital high pass filter for dc offset can cellation. the cut-off freque ncy of the hpf is 1.0hz (@fs=48khz) and scales with sampling rate (fs).
asahi kasei [AK5358] ms0438-e-00 2005/11 - 13 - ? power down the AK5358 is placed in the power-down mode by bringing pdn pin ?l? and the digital filter is also reset at the same time. this reset should always be done after power-up. in the power-down mode, the vcom are agnd level. an analog initialization cycle starts after exiting the power-down mode . therefore, the output data sdto becomes available after 4129 cycles of lrck clock in master mode or 4132 cycles of lrck clock in slave mode. during initialization, the adc digital data outputs of both channels are forced to a 2?s complement ?0?. the adc outputs settle in the data corresponding to the input signals after the end of initialization (settling approximately takes the group delay time). normal operation internal state pdn power-down initialize normal operation (1) idle noise gd gd ?0?data a /d in (analog) a /d out (digital) clock in mclk,lrck,sclk (2) (3) (4) ?0?data idle noise notes: (1) 4132/fs in slave mode and 4129/fs in master mode. (2) digital output corresponding to analog input has the group delay (gd). (3) a/d outputs ?0? data at the power-down state. (4) when the external clocks (mclk, sclk and lrck) are stopped, the AK5358 should be in the power-down state. figure 3. power-down/up sequence example ? system reset the AK5358 should be reset once by bringing pdn pin ?l? after power-up. in slave mode, the internal timing starts clocking by the rising edge (falling edge at mode 1) of lrck after exiting from reset and power down state by mclk. the AK5358 is power down state until lrck is input. in master mode, the internal timing starts when mclk is input.
asahi kasei [AK5358] ms0438-e-00 2005/11 - 14 - system design figure 4 shows the system connection diagram. an evaluation board is available which demonstrates application circuits, the optimum layout, power supply arrangements and measurement results. AK5358 8 7 6 3 2 1 9 10 11 12 13 14 15 16 ainl vcom agnd dgnd ainr sdto lrck mclk sclk pdn + 0.1u cks1 va vd analog 5v dif cks2 cks0 10u 10u 0.1u reset 5 4 audio controller mode control + 2.2u 10u 10u + + analog ground system ground lch in rch in digital 3.3v note: - agnd and dgnd of the AK5358 should be distributed separately from the ground of external digital devices (mpu, dsp etc.). - all digital input pins should not be left floating. - the cks1 pin should be connected to va or agnd. figure 4. typical connection diagram analog ground digital ground system controller a inr 1 a inl 2 cks1 3 vcom 4 a gnd 5 v a 6 vd 7 dgnd 8 16 15 14 13 12 11 10 9 cks0 cks2 dif pdn sclk mclk lrck sdto AK5358 figure 5. ground layout note: - agnd and dgnd must be connected to the same analog ground plane.
asahi kasei [AK5358] ms0438-e-00 2005/11 - 15 - 1. grounding and power supply decoupling the AK5358 requires careful attention to power supply and grounding arrangements. alternatively if va and vd are supplied separately, the power up sequence is not critical. agnd and dgnd of the AK5358 must be connected to analog ground plane. system analog ground and digital ground should be connected together near to where the supplies are brought onto the printed circuit board. decoupling capacitors should be as near to the AK5358 as possible, with the small value ceramic capacitor being the nearest. 2. voltage reference the voltage input to va sets the analog input range. vcom are 50%va and normally connected to agnd with a 0.1 f ceramic capacitor. a capacitor 2.2 f is attached to vcom pin. no load current may be drawn from these pins. all signals, especially clocks, should be kept away from the vcom pin in order to avoid unwanted coupling into the AK5358. 3. analog inputs the adc inputs are single-ended and internally biased to the common voltage (50%va) with 20k ? (typ@fs=48khz) resistance. the input signal range scales with the supply voltage and nominally 0.6xva vpp (typ). the adc output data format is 2?s complement. the internal hpf removes the dc offset. the AK5358 samples the analog inputs at 64fs (@fs=48khz). the digital filter rejects noise above the stop band except for multiples of 64fs. the AK5358 incl udes an anti-aliasing f ilter (rc filter) to atte nuate a noise around 64fs.
asahi kasei [AK5358] ms0438-e-00 2005/11 - 16 - package 0-10 detail a seating plane 0.10 0.17 0.05 0.22 0.1 0.65 *5.0 0.1 1.05 0.05 a 1 8 9 16 16 p in tssop ( unit: mm ) *4.4 0.1 6.4 0.2 0.5 0.2 0.1 0.1 note: dimension "*" does not include mold flash. 0.13 m ? material & lead finish package molding compound: epoxy lead frame material: cu lead frame surface treatment: solder (pb free) plate
asahi kasei [AK5358] ms0438-e-00 2005/11 - 17 - marking akm 5358et xxyyy 1) pin #1 indication 2) date code: xxyyy (5 digits) xx: lot# yyy: date code 3) marketing code: 5358et revision history date (yy/mm/dd) revision reason page contents 05/11/15 00 first edition important notice ? these products and their specifications are subject to change without notice. before considering any use or application, consult the asahi kasei microsystems co., ltd. (akm) sales office or authorized distributor concerning their current status. ? akm assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein. ? any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials. ? akm products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, an d akm assumes no responsibility relating to any such use, except with the express written consent of the representative director of akm. as used here: a. a hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property. b. a critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefor e meet very high standards of performance and reliability. ? it is the responsibility of the buyer or distributor of an akm product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold akm harmless from any and all claims arising from the use of said product in the absence of such notification.


▲Up To Search▲   

 
Price & Availability of AK5358

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X